Abstract -MOSFETs variability in irradiated CIS up to 10 MGy(SiO2) is statistically investigated on about 65000 devices. Different variability sources are identified and the role played by the transistors composing the readout chain is clarified.
Fig. 1 Schematic of the readout chain in a CIS for the pixel (i,j).
Even significant efforts have been done in the identification of radiation induced degradation mechanisms in CIS there are some aspects that are still to investigate. It is indeed known that the readout chain of a CIS 3.3 V P channel transistors exhibit very high threshold voltage (Vth) shift (about 500 mV) at TID beyond 100 kGy because of large gate oxide trapped charge induced Vth shifts, whereas 3.3 V N-channel transistors Vth is slightly influenced by interface state induced shift [2] . In order to mitigate the P-MOSFETs sensitivity, two different ways of improvement have been proposed: the first, explored in [3] consists in designing a full 1.8V CIS to limit the use of double gate oxides; the second one, which has been selected for the FURHI project, is to base the analog design only on 3.3 V N channel transistors [4] . The FURHI CIS characterization has revealed new imager performance degradation sources due the Vth MOSFETs variability. This aspect, addressed in [6] up to TID of 500 Mrad(SiO2) on few tens structures evidenced that variability in the on-current is enhanced due to the impact of random dopant fluctuations on TID effects. However, beyond this work, very little is known about the TID variability of MOSFETs characteristics in the MGy range.
This work focuses on the non-uniformity and variability on FURHI CIS readout chain MOSFETs to evaluate the TID effects up to 10 MGy(SiO2) with the aim to:
Understand the Fixed Pattern Noise (FPN) sources enhanced by irradiation in order to improve the RadiationHardening -By -Design (RHBD) CIS techniques. Provide a statistical large-scale study (about 65000 devices per studied circuit) to better understand and anticipate the TID induce variability phenomena in MOSFET devices.
II.STUDIED SENSOR ARCHITECTURE/EXPERIMENTAL DETAILS
The FURHI CIS was manufactured using a 180 nm CIS process with dedicated photodiode profiles and optimized in pixel devices using a Multi Project Wafer (MPW) access managed by imec-europractice. The MPW was chosen for this project as an indirect way to evaluate the sensitivity of the proposed RHBD techniques on the process variations.
The integrated image sensor itself is constituted of 256x256 pixels with three transistors per pixel. The whole circuit is radiation hardened by design by using Enclosed Layout Transistors (ELT) for all MOSFETs to mitigate Radiation Induced Narrow Channel Effect (RINCE) [7] , sidewall leakages and junction leakages. Table I reports a summary of the tested structures and irradiation conditions. Two lots of the same design are studied and for some of the irradiation condition a comparison circuit-to-circuit was addressed in order to investigate the fabrication process variability and reproducibility. γ-ray irradiations were performed at SCK-CEN using a 60 Co source; 10 keV X-ray irradiation where done at CEA, DAM-DIF. The ON irradiations are performed maintaining the sensor biased with nominal sequencing signals and continuous frames acquisitions whereas in the OFF irradiation the CIS was fully grounded.
The schematic of the readout chain of the studied CIS is reported in Fig. 1 where the two different stages of the readout process are highlighted. The signal, integrated in the photodiode (PHD), is correctly read if the voltages of the two bias transistors, VbiasN1 and VbiasN2, are well optimized at each TID step. To do so the I-V characteristic of the two transistors is measured and then the optimum bias voltages are chosen in order to perform the measurements at the same current level (i.e. 10 μA for the VbiasN1 and 200 μA for the VbiasN2).
The study on the readout chain degradation was performed thanks to the quasi-static electrical transfer function (ETF) measurements. The output voltage of the readout chain in each pixel as a function of the input voltage applied directly on its sense node (i.e. VDDRST in Fig. 1 ) was measured by setting the RST and SHR transistors at 3.3 V whereas SHS transistor was grounded (with signal voltage, VSIG, at 100 mV). In this way at the output of the readout chain the reference signal, VREF, was measured.
We obtained:
with
making the hypothesis that the all switches (i.e. SHS, SHR, Yi, Xj), RST and PHD contribution are negligible. From equations (1) and (2) it can be seen that the source followers, SF, transistors (see Fig. 1 ) play an important role in the VREF measurement and that, at first approximation, their Vth mismatches can be the responsible of the non-uniformity which manifests itself as Fixed Patter Noise (FPN), i.e. the dark signal non-uniformity arising from electronic sources [8] . Fig. 2 shows the raw image captured during the ETF measure at VDDRST = 2.8 V, i.e. hard reset conditions in the linear ETF region, in one of the 1 MGy(SiO2) FURHI LOT1 irradiated sensor. It can be noted that after irradiation a severe degradation of the images is present, differently affecting the response of each pixel. It is possible also to distinguish two different effects: the first manifest itself as non-uniformity in the whole array affecting the edge of the sensors differently with respect to its center. This pattern, which is present in all circuits, is responsible for pixel non-uniformity, probably due to the metal density differences in the imaging area with respect to the edges of the array. A dark current enhancement in the center of the device in γ-irradiated CIS has been reported in [9] , [10] and [11] for different technologies, resulting in a similar CIS non-uniformity than the one observed in the structures investigated here. The second effect that can be recognized from Fig. 2 is a column-to-column nonuniformity which is responsible of the column fixed pattern noise.
III. EFFECTS OF TRANSISTOR-TO-TRANSISTOR MISMATCHES
Eq. (1) and Eq. (2) show that the recorded output voltage depends on SF transistors and that it is possible to isolate the contribution of SFPIXEL from the one of SFREF. Indeed, looking at the signal along a column of the array allows obtaining the only contribution of SFPIXEL since SFREF is the same for each column. Fig. 3 shows the output signal along a column (black line); it can be seen that the response is parabolic. This shape gives the information of SFPIXEL Vth non-uniformity which can be quantified by the amplitude of the signal variation along a column (Δ1~ 90 mV in Fig. 3 ). The variability of these MOSFETs can be instead obtained taking the average of the standard deviations performed on short intervals (about 10 points) along the column (σ1~ 5 mV in Fig. 3) .
On the other hand, the signal along a row of the array is affected by both SFPIXEL and SFREF Vth mismatches. Fig. 3 reports the output voltage along a row of the array (grey line). It can be observed again that the non-uniformity has a parabolic shape, but, in this case, both the amplitude (Δ2~ 250 mV) and the variability (σ2~ 22 mV) are higher due to the fact that both SFPIXEL and SFREF MOSFETs contributions are present.
The same analysis was carried out in all the studied FURHI LOT1 samples at each dose (total 3.3×10 5 studied MOSFETs); the results are shown in Fig. 4 . It can be noted that the both Δ1 and Δ2 evolve with the TID without significant circuit-to-circuit variation at each TID step. On the other hand, whereas σ1 remains almost unchanged in the whole set of samples (the only exception is the sample irradiated at 2 MGy where σ1 is two times higher than the other samples), σ2 increases with the TID. Indeed, whereas it is comparable to σ1 in the non-irradiated circuits (~5 mV) it reaches ~ 30 mV above 1 MGy of irradiation. From these results, and looking at the readout chain schematic in Fig. 1 , it is possible to individuate SFREF as the main cause for the observed non-uniformity.
IV. EFFECT OF LOT-TO-LOT VARIATIONS
A. On the average response Fig. 6 shows the ETF at the different TID. It can be noticed that the response is similar in both lots. Indeed, the ETF is shifted towards higher input voltages (effect due to the Vth shift of VbiasN1 and VbiasN2 MOSFETs with irradiation [3] [7] ) and the electrical gain decreases with irradiation. At 1 MGy the degradation are lower in FURHI LOT2 being the MOVS stable at about 1.4 V and the electrical gain almost unchanged after 0.1 MGy. 
B. On the mismatches induced degradations
The differences on the average performances in the two lots (which derive from the same design) is mostly attributed to a variation in the fabrication process due to the fact that the circuits are fabricated using an MWP. In order to better investigate on this effect a comparison of the non-uniformity and the variability presented in section III is here reported. The FPN comparison between the two lots is reported in Fig. 8 at a TID of about 1 MGy(SiO2). As for the average response, it can be observed that FURHI LOT2 is less degraded than FURHI LOT1. Moreover, it seems that in this lot the only contribution to the FPN is due to the pixel-to-pixel non-uniformity, being the amplitudes along the columns and the rows almost the same (Δ1~ 80 mV and Δ21 00 mV) whereas Δ2~ 3 Δ1 in FURHI LOT1 (see Fig. 8 (a) ).
As regards the variability, reported in Fig. 8 (b) , it can be seen that it remains of the order of about 5 mV in FURHI LOT2, thus allowing to conclude that SF MOSFET of the column readout chains have not an impact on FPN in this lot, but that the variability sources are more attributed to in-pixel MOSFETs due to the density metal difference of the fabricated design. This result allows concluding that only the column readout MOSFETs have been influenced by the lot-tolot fabrication process variation. This can be explained taking in account that, in a CIS fabrication process, the doping profile on an in-pixel MOSFET generally differs from the out-pixel ones thus indicating the out-pixel variation manufacturing process as the main cause of the FPN observed in FURHI LOT1.
V.CONCLUSION
In this work the FPN characterization in irradiated CIS up to 10 MGy(SiO2) has been reported. The statistical study, performed on about 65000 MOSFETs per circuits (i.e. a total of about 6×10 5 devices), has allowed investigating the different FPN sources, clarifying the different role played by the transistors composing the readout chain. It has been showed that in this design an in-pixel FPN is present and that it is most likely due to the density metal difference between the edge and the center of the array. Even if this contribution is present in both lots with the same effect, it has been showed that its influence does not affect the CIS performances thanks to the differential readout architecture. On the other hand, the degradations in the readout chain leads to severe FPN degradation on one of the studied lot due to the non-pixel transistors. The root cause of this effect has to be searched between SFREF, SFSIG MOSFETs Vth mismatches. Moreover, the difference of performances of the two lots with regards to both average and statistical investigated parameters points to fabrication process variability as the cause of the enhanced FPN.
